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Abstract— The evolution of IoT based smart applications 
demand porting of artificial intelligence algorithms to the edge 
computing devices. CNNs form a large part of these AI algorithms. 
Systolic array based CNN acceleration is being widely advocated 
due its ability to allow scalable architectures. However, CNNs are 
inherently memory and compute intensive algorithms, and hence 
pose significant challenges to be implemented on the resource-
constrained edge computing devices. Memory-constrained low-
cost FPGA based devices form a substantial fraction of these edge 
computing devices. Thus, when porting to such edge-computing 
devices, the designer is left unguided as to how to select a suitable 
systolic array configuration that could fit in the available 
hardware resources. In this paper we propose Systimator, a design 
space exploration based methodology that provides a set of design 
points that can be mapped within the memory bounds of the target 
FPGA device. The methodology is based upon an analytical model 
that is formulated to estimate the required resources for systolic 
arrays, assuming multiple data reuse patterns. The methodology 
further provides the performance estimates for each of the 
candidate design points. We show that Systimator provides an in-
depth analysis of resource-requirement of systolic array based 
CNNs. We provide our resource estimation results for porting of 
convolutional layers of TINY YOLO, a CNN based object 
detector, on a Xilinx ARTIX 7 FPGA. 
Keywords— Convolutional Neural Networks, systolic arrays, 
convolutional neural networks, design space exploration. 
I. INTRODUCTION AND RELATED WORK 
Owing to their recent success in a variety of complex computer 
vision and image classification challenges, Convolutional Neural 
Networks (CNNs) have found their widespread application in the 
areas of real time video surveillance, autonomous driving, natural 
language processing, robotics and more [1][2]. CNNs involve 
multiple convolutional layers, whereby an input feature map (IFM) 
is convolved with multiple filters (defined by their weights) to 
generate an output that is further pooled and passed through an 
activation function to generate the corresponding output feature 
map (OFM). CNNs are inherently memory and compute intensive 
algorithms and hence their hardware acceleration has received a lot 
of interest. Recent advances in their hardware acceleration has 
mostly focused on maximizing the design reuse [3] for weights 
[4][5] and/or the input/output feature maps [6][7]. Recently, 
Systolic Array (SA) based accelerators are being widely employed 
because of their scalable and flexible structure, and convolution 
friendly nature [10-12]. Zhang et. al. [10] provided one of the 
seminal study in this area by proposing an analytical design scheme 
to quantitatively estimate the computing throughput and required 
memory bandwidth of a CNN for a particular FPGA. They made 
use of loop tiling to maximize the design reuse for their proposed 
Systolic Array based architecture. However, since all the processing 
elements (PE) of their architecture were directly connected to the 
on-chip memory, their design did not conform to a strict systolic 
array architecture that exploits the local interconnects [12]. To 
overcome this issue, a 1-D systolic array design for AlexNet was 
proposed by [11] which provided a higher throughput. 
Unfortunately, they assumed all the IFMs to be stored in the on-
chip memory, and hence their architecture is not suitable for 
memory constrained FPGAs that are typically employed in edge 
devices. Wei et. al. [12] provided exhaustive search for design 
space exploration (DSE) of a fully systolic array based architecture 
for FPGAs. However, unlike Caffeine [10], their architecture only 
considers feature map reuse and do not consider the filter weight 
reuse. Furthermore, both [10] and [12] focus on searching a high 
throughput design for high performance FPGAs that can typically 
host a decent enough systolic array. When considering low-cost 
FPGAs as the computing unit for edge computing, the on-chip 
resources are limited. As an example consider an Artix7 FPGA with 
86K logic slices, 220 DSP units, and 4.9 Mb of block RAM as 
compared to Kintex Ultrascale (331.68K logic slices, 2760 DSP 
units, and 38.0 Mb of block RAM) which was targeted by[10]. 
Thus, when moving to such resource-constrained FPGAs, the 
problem of finding a suitable systolic array size that could fit in 
within the resource bounds is a challenging task.  
 Limitations of state of the art: State of the art design space 
exploration schemes for enabling CNNs on FPGAs either employ 
systolic arrays that do not completely employ the local 
interconnections among the PEs [10], or do not consider multiple 
data traversal orders [12]. Furthermore, their goal has been to 
provide a high throughput design intended for larger FPGAs. For 
low-cost memory-constrained edge-devices, FPGAs may have 
much smaller number of DSP slices and on-chip memory. Thus, 
when porting to such edge-computing devices, the designer is left 
unguided as to how to select a suitable systolic array configuration 
that could fit in the available hardware resources.  
Required: Thus, there is a requirement for a combined resource 
and performance estimation based design space exploration 
methodology that could evaluate multiple design points that relate 
to a variety of systolic array sizes for the device under consideration. 
Our Contribution: In this paper we present Systimator, a design 
space exploration methodology that is based upon a tile based 
systolic array architecture which supports multiple data traversal 
orders. Provided the CNN’s layer wise network information and the 
hardware constraints, Systimator explores a wide design space, 
based upon the proposed layer wise analytical models for resource 
estimation. It provides a list of valid design points, which 
correspond to various systolic array dimensions and tile sizes, which 
could fit within the resource constraints of the FPGA being 
considered. Furthermore, it provides the performance ranking of the 
extracted design points using a proposed model for performance 
estimation. The methodology is explored for porting of 
convolutional layers of Tiny YOLO object detection [13] network 
on Artix7 FPGA. The scripts for the Systimator methodology shall 
be provided as open source at [14] to facilitate further research and 
development. 
 II. SYSTIMATOR : DESIGN SPACE EXPLORATION BASED RESOURCE 
ESTIMATION FOR CNN IMPLEMENTATION ON SYSTOLIC ARRAYS 
First we present a systolic array (SA) based architecture design 
for modelling our Systimator design space exploration. The generic 
nature of this architecture allows our methodology to be applied on 
a variety of existing systolic array architectures such as in [12]. Our 
proposed architecture is illustrated in Figure 1 and described below. 
 
Figure 1: Systolic Array based architecture for Systimator. It comprises the 
IFMB (Input Feature Map Buffer), WB (Weight Buffer), SMB (Scratchpad 
Memory Buffer), SA (Systolic Array), AB (Accumulation Block), PAB (Pooling 
and Activation Block). 
 
Figure 2: Architectural details of various on-chip blocks. 
A. Accelerator Architecture for Systimator   
Since, IFMs and weights of a CNN require large storage, they are 
stored in an off-chip DRAM. Figure 1 illustrates a case where the 
IFM comprise two channels of a 6x6 feature map. A tile of IFM and 
the corresponding filter weights are brought in the on-chip IMF 
buffer (IFMB) and weight buffer (WB), respectively. For the 
illustration in Figure 1 the tile is composed of three rows of IFM. 
There is one row of scratchpad memory corresponding to every row 
of systolic array. The tile data from the IFMB is sequenced 
appropriately in the scratchpad memory (SMB), as directed by the 
data traversal order, for onward transfer to the systolic array (SA). 
We consider two different types of data traversals:  
1. Feature map reuse: Next tile data is not fetched unless the 
current tile data has been completely consumed by all the 
filters of a specific CNN layer being processed.  
2. Filter reuse: Systolic Array filters are not updated unless 
all the tiles of an IFM have been processed by current set 
of SA filters.  
1) Systolic Array (SA) 
On every clock cycle, IFM data travels rightward and partial 
sums move downwards. Each column of the SA corresponds to a 
row of filter being operated on the input IFM for multiple channels. 
In Figure 1, two channels of IFM are being processed by two 
channels of first filter. Each PE multiplies both its inputs, adds it 
with partial sum obtained from its neighboring top PE, and passes 
the latest accumulation of product to the PE below. The systolic 
array is operated multiple times to process all the rows of the filter. 
Once the partial sums through each column of systolic array are 
available at the output of its last row, they are fed into the 
accumulation block as shown in Figure 1.  
2) Accumulation Block (AB) 
This block is composed of a FIFO (to store partial sums) and an 
adder to add the incoming partial sum with its respective counterpart 
already stored in that block. This time synchronized addition 
continues until we have the completely convolved output present in 
each block. Each block’s contents are frozen when there is no 
relevant data incoming from the systolic array.  
3) Pooling and Activation Block (PAB) 
Contents of each AB, when ready, are pushed into its respective 
pooling and activation block. Each such block is composed of a 
comparator block, a memory element (FIFO) and an activation unit. 
Successive inputs (two, three etc. based on size of pooling kernel) 
from accumulation block are compared with their corresponding 
entry already stored in the residual FIFO of this block and the largest 
among these values is the output of comparator block. Once the 
output is completely pooled it is then fed to the activation unit which 
applies one of three activations on this data i.e. ReLU, Leaky ReLU, 
ELU, and resultant output is again stored in the same FIFO. Based 
on the data traversal order the depth of all included FIFOs may vary. 
Finally the OFM is transferred back to the DRAM. 
B. Systimator based Design Space Exploration 
In Table I, we define the set of parameters being used by our 
Systimator model to describe the CNN network, the hardware 
constraints and the design space points being explored.  
Table I: Systimator Parameters 
CNN Network Parameters for an L layer network (𝒍 = 𝟏, 𝟐, … 𝑳) 
Total # of layers of a CNN 𝐿 # of Rows of 𝑙𝑡ℎ layer’s IFM 𝑟(𝑙) 
# of filters in 𝑙𝑡ℎ layer 𝑛𝑓(𝑙) # of Cols. of 𝑙𝑡ℎ layer’s IFM 𝑐(𝑙) 
# of Rows of 𝑙𝑡ℎ layer filters 𝑟𝑓(𝑙) # of ch. of 𝑙𝑡ℎ layer’s IFM 𝑐ℎ(𝑙) 
# of Cols. of 𝑙𝑡ℎ layer filters 𝑐𝑓(𝑙) Stride in  𝑙𝑡ℎ layer pooling 𝑠(𝑙) 
FPGA/Hardware Design Constraints 
# DSP Units 𝑁𝐷𝑆𝑃 Block RAM 𝑀𝐵𝑅𝐴𝑀 
Design Parameters for 𝒊𝒕𝒉 design point (𝒊 = 𝟏, 𝟐, … 𝑰) 
# of Rows of SA 𝑟𝑠𝑎(𝑖) Data traversal (Feature Map) 𝜌(𝑖) = 1 
# of Columns of SA  𝑐𝑠𝑎(𝑖) Data traversal (Filter Map) 𝜌(𝑖) = 0 
#  ch. being processed in SA 𝑐ℎ𝑠𝑎(𝑖) # of rows for 𝑙𝑡ℎ layer tile  𝑟𝑡(𝑖, 𝑙) 
Maximum Tile Size 𝑀𝑡𝑖𝑙𝑒(𝑖) # of cols. for 𝑙𝑡ℎ layer tile 𝑐𝑡(𝑖, 𝑙) 
Let 𝑃, 𝑄 and 𝑅 be the number of possible set of configurations being 
explored for selecting the tile size (𝑟𝑠𝑎), number of rows of systolic 
array (𝑐𝑠𝑎) and the number of channels (𝑐ℎ𝑠𝑎) being processed in 
parallel by the SA, respectively. Since, a valid design point can be 
a combination of any of these individual configurations, 𝐼 =
𝑃 × 𝑄 × 𝑅 is the number of design points being evaluated. A design 
point 𝑖 is, thus, uniquely defined by the: systolic array size 
(𝑟𝑠𝑎(𝑖) ×  𝑐𝑠𝑎(𝑖)), number of channels being processed in 
parallel (𝑐ℎ𝑠𝑎(𝑖)), the tile size (𝑟𝑡(𝑖, 𝑙) ×  𝑐𝑡(𝑖, 𝑙)) and the data traversal 
order 𝜌(𝑖) being followed. Design space exploration is performed in 
two steps: Provided the CNN network’s parameters, Systimator 
explores 𝐼 number of design points and provides a layer wise 
estimate of the required on-chip memory resources.  Only the design 
points that confirm to the FPGA design constraints(𝑁𝐷𝑆𝑃, 𝑀𝐵𝑅𝐴𝑀), 
are considered for the second step. In the second step, the valid 
design points are subjected to performance evaluation. Each of these 
two steps are provided below: 
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 1) Systimator: Resource Estimation 
First, we generate 𝑃 configurations for the tile size. We start by 
deciding upon a factor, F, which dictates the maximum tile size 
such that the maximum number of rows of the IFM tile is bounded 
by (𝑟(1) (𝐹))⁄ . This is justified, since the first layer IFM has the 
largest number of rows and not all the IFM can be loaded into the 
on-chip buffer. Candidate tile configurations can thus be generated 
by varying  𝑟𝑡(𝑝, 𝑙) =  min((⌈𝑟(1) (𝑝 ∗ 𝐹)⁄ ⌉), 𝑟(𝑙)), and 
keeping 𝑐𝑡(𝑝, 𝑙) = 𝑐(𝑙), for 𝑝 = 1,2,3, . . 𝑃. Q and R possible 
values of 𝑐𝑠𝑎and 𝑐ℎ𝑠𝑎 are generated as follows: 
𝑐𝑠𝑎(𝑞) = 2 ∗ 𝑞, (∀ 𝑞 = 1,2, . . 𝑄) (1) 
𝑐ℎ𝑠𝑎(𝑟) = 2 ∗ 𝑟, (∀ 𝑟 = 1,2, . . 𝑅) (2) 
Thus, we assume a minimum number of 2 columns and 2 channels 
for our design space exploration. The number of rows of the SA 
are given by 𝑟𝑠𝑎(𝑟) = 𝑐ℎ𝑠𝑎(𝑟) max
𝑙
(𝑟𝑓(𝑙)). Any combinations of 
 𝑟𝑡(𝑝, 𝑙), 𝑐𝑠𝑎(𝑞) and 𝑐ℎ𝑠𝑎(𝑟), thus completely defines an 𝑖
𝑡ℎ design 
point. Next we compute the layer wise memory requirement for 
each of the on-chip memory blocks, for each 𝑖𝑡ℎ design point. 
Hence, the memory required for IFMB is given by 
𝑀𝐹𝑀(𝑖, 𝑙) = 𝑟𝑡(𝑖, 𝑙)𝑐𝑡(𝑖, 𝑙)𝑐ℎ𝑠𝑎(𝑖, 𝑙) (3) 
Here, 𝑟𝑡(𝑖, 𝑙), 𝑐𝑡(𝑖, 𝑙) 𝑎𝑛𝑑 𝑐ℎ𝑠𝑎(𝑖, 𝑙) represent the corresponding 
 𝑟𝑡 , 𝑐𝑡  𝑎𝑛𝑑 𝑐ℎ𝑠𝑎  of the 𝑖𝑡ℎ design point. The memory required for 
storing the partial sums, in AB, for 𝑙𝑡ℎ layer of 𝑖𝑡ℎ design point, 
depends upon the data traversal order and is given by: 
𝑀𝑃𝑆(𝑖, 𝑙, 𝜌) = [(1 − 𝜌)𝑐𝑠𝑎(𝑖)
+ (𝜌)𝑛𝑓(𝑙)][𝑑𝐻(𝑖, 𝑙) 𝑑𝑉(𝑖, 𝑙)] 
(4) 
Here, 𝑑𝐻(𝑖, 𝑙) 𝑑𝑉(𝑖, 𝑙) is the total number of locations that filter has 
to be slided in 2-D in order to perform the convolution of a single 
channel of the IFM. Thus 𝑑𝐻(𝑖, 𝑙) = (𝑟(𝑙) − 𝑟𝑓(𝑙) + 1) and 
𝑑𝑉(𝑖, 𝑙) = (𝑐(𝑙) − 𝑐𝑓(𝑙) + 1). If 𝑠(𝑙) is the stride of pooling layer 
𝑙 the memory required for PAB is given by: 
𝑀𝑝𝑜𝑜𝑙(𝑖, 𝑙, 𝜌) =
𝑀𝑃𝑆(𝑖,𝑙,𝜌)
𝑠2(𝑙)
 (5) 
Let, 𝑀𝑊𝑆𝐴(𝑖, 𝑙) be the minimum amount of memory required to 
store at-least one set of weights of the systolic array of the 𝑖𝑡ℎ design 
point, then the total memory required for the 𝑖𝑡ℎ design point is 
given by: 
𝑀𝑇(𝑖, 𝑙, 𝜌) = 𝑀𝐹𝑀(𝑖, 𝑙) + 𝑀𝑃𝑆(𝑖, 𝑙, 𝜌) + 𝑀𝑝𝑜𝑜𝑙(𝑖, 𝑙, 𝜌)
+ 𝑀𝑊𝑆𝐴(𝑖, 𝑙, 𝜌) 
(6) 
If 𝑀𝐵𝑅𝐴𝑀 is the effective on-chip memory then, the free memory 
available after the systolic array implementation is given by:  
𝑀𝛥(𝑖, 𝑙, 𝜌) = 𝑀𝐵𝑅𝐴𝑀 − 𝑀𝑇(𝑖, 𝑙, 𝜌) 
(7) 
If 𝑀𝛥(𝑖, 𝑙, 𝜌) is negative, this means design is not feasible. If it is 
positive, it may be employed to cache extra weight or tile data. 
Thus, if 𝜇(𝑖, 𝑙, 𝜌) is the minimum memory for all the 𝑙 layers of the  
𝑖𝑡ℎ design point, and Φ(𝑖, 𝑙) is the function of feature map size, 
number of filters, and data traversal order then a valid design 
configuration is defined by 
𝜇(𝑖, 𝑙, 𝜌) = min
𝑙
𝑀𝛥(𝑖, 𝑙, 𝜌) (8) 
Φ(𝑖, 𝑙, 𝜌) = 𝑓(𝑐ℎ𝑠𝑎(𝑖),  𝑐𝑠𝑎(𝑖),  𝜌,  𝑟𝑡(𝑖, 𝑙),  𝑐𝑡(𝑖, 𝑙)) 
(9) 
ℜ = {∀ Φ(𝑖, 𝑙, 𝜌) :  𝜇(𝑖, 𝑙, 𝜌) > 0 & 𝑛𝑑𝑠𝑝 ≤ 𝑁𝑑𝑠𝑝} (10) 
where 𝑛𝑑𝑠𝑝 = 𝑟𝑠𝑎(𝑖)𝑐𝑠𝑎(𝑖) is the number of DSP units of design 
point, and 𝑁𝑑𝑠𝑝 the number of DSP units available.  
 
2) Model for Performance Estimation 
Valid design points from the previous step are evaluated for total 
cycles (compute + memory) that they require to process a complete 
IFM. The clock cycles required to compute the final result is the 
sum of clock cycles consumed for IFM data transfer, weight 
fetching, scratchpad memory filling, systolic array processing and 
OFM write-back. Since, the purpose is to relativity rank the 
performance of various design points we simplify our model by 
making certain assumptions. Firstly, we consider an average 
throughput of 𝑊 words/clock cycle as the off-chip memory 
bandwidth. We do not consider any other kind of DRAM overhead. 
The IFM tiles that we fetch are non-overlapping. However, in 
practice, data may be shared among adjacent tiles. Furthermore, our 
timing assumes sequential memory transfer and computations. In 
actual, memory and compute operations can be conveniently 
parallelized. And lastly, we consider an input batch size of 1. 
Let 𝛼, 𝛽, and 𝛾 be the tiling factors for filters, IFM rows, and IFM 
channels respectively, and defined as: 𝛼(𝑖, 𝑙) =  ⌈𝑛𝑓(𝑙) 𝑐𝑠𝑎(𝑖)⁄ ⌉, 
𝛽(𝑖, 𝑙) =  ⌈𝑟(𝑙) 𝑟𝑡(𝑖, 𝑙)⁄ ⌉ and 𝛾(𝑖, 𝑙) =  ⌈𝑐ℎ(𝑙) 𝑐ℎ𝑠𝑎(𝑖)⁄ ⌉. And let Ω 
be their product, Ω(𝑖, 𝑙) =  𝛼(𝑖, 𝑙)𝛽(𝑖, 𝑙)𝛾(𝑖, 𝑙). The number of 
cycles required to bring one tile of IFM from DRAM to IFMB is 
then given by: 
𝑇𝐹𝑀(𝑖, 𝑙) = 
1
𝑊
(𝛼(𝑖, 𝑙)𝜌 + 1 − 𝜌)𝛽(𝑖, 𝑙)𝛾(𝑖, 𝑙)𝑀𝑭𝑴(𝑖, 𝑙) (11) 
The number of cycles required to bring corresponding filter from 
DRAM to WB is given by 
𝑇𝑤(𝑖, 𝑙) =
1
𝑊
(𝛼(𝑖, 𝑙)(1 − 𝜌) + 𝜌)𝛽(𝑖, 𝑙)𝛾(𝑖, 𝑙)𝑀𝑊𝑆𝐴(𝑖, 𝑙) 
(12) 
The number of cycles required to load scratchpad memories from 
IFMB, for all the IFM tiles is given by: 
𝑇𝑺𝑷(𝑖, 𝑙) = Ω(𝑖, 𝑙)(𝑑𝐻(𝑖, 𝑙) 𝑑𝑉(𝑖, 𝑙) +  𝑟𝑠𝑎(𝑖) − 1)𝐾 
(13) 
where 𝐾 is used to differentiate between fully connected layers and 
convolutional layers (i.e. 𝐾 = 1 for fully connected layers and 𝐾 =
𝑟𝑓(𝑙) for convolutional layers). The time to perform the systolic 
array computations over all the IFM tiles is given by  
𝑇𝑺𝑨(𝑖, 𝑙) = 𝛺(𝑖, 𝑙)𝑐𝑠𝑎(𝑖) +  𝑇𝑺𝑷(𝑖, 𝑙) 
(14) 
The time required to write back the OFM for all the tiles back to 
DRAM is given by 
𝑇𝒐𝒖𝒕(𝑖, 𝑙) =
1
𝑊
𝛼(𝑖, 𝑙) 𝛽(𝑖, 𝑙)(𝑑𝐻(𝑖, 𝑙)𝑑𝑉(𝑖, 𝑙))/𝑠
2(𝑙) (15) 
So, the total cycles for processing 𝑙𝑡ℎ layer are and 𝑖𝑡ℎ design 
configuration sums up to 
𝑇(𝑖, 𝑙) = 𝑇𝑭𝑴(𝑖, 𝑙) + 𝑇𝒘(𝑖, 𝑙) + 𝑇𝒔𝒑(𝑖, 𝑙) + 𝑇𝒔𝒂(𝑖, 𝑙)
+ 𝑇𝒐𝒖𝒕(𝑖, 𝑙) 
(16) 
The summation of these 𝑇(𝑖, 𝑙) for all the layers provides the 
cumulative clock cycles, 𝑇(𝑖), required for a design point. The 
design point with the lowest 𝑇(𝑖) shall represent the most suitable 
configuration for each of the design parameters. 
III. RESULTS AND DISCUSSION 
We use our formulated method to map Tiny YOLO object 
detection [13] onto an Artix7 FPGA with 86K logic slices, 220 DSP 
units, and 4.9 Mb of block RAM. We utilized equation (1)-(16), to 
perform design space exploration of 96 design points, specified by 
F=4, P=6, Q=4 and R=4. This corresponds to multiple design points 
corresponding to various combinations of  
𝑟𝑡 = {104,  52,  26, 13, 7, 4},  𝑐𝑠𝑎 = {2,  4,  8,  16}, and 𝑐ℎ𝑠𝑎 =
{2,  4,  8,  16}. Figure 3 provides the layer wise memory 
requirement, resource analysis, performance estimation and the 
valid design space for feature map reuse (a-d) and filter reuse (e-h) 
data traversal order. Since Systimator’s resource estimation model 
comprises layer wise computations of the required memory 
resources, it allows us to analyze the individual memory load of a 
particular CNN layer on the architecture. In Fig 3 (a and e) we plot 
the layer wise memory requirement of the best design point for each 
of the two modes. Fig 3 (d and g) provide the complete design space 
 covered by the 96 design points being explored. For ease of 
visualization the design points are plotted on the resource 
parameters (memory and DSP units) in Fig. 3 (b and f). The dashed 
lines represent the cut-off points for the memory and DSP (𝑁𝑑𝑠𝑝 =
220) resources. The design points that are above the memory cut-
off line and on the left of the DSP cut-off line contribute to the sub-
space that can be implemented on the device under consideration 
(eq. 10).  The various colors relate with different choices of 𝑟𝑡 . In 
the figure Black and Red color corresponds to the maximum (𝑟𝑡 =
104) and minimum (𝑟𝑡 = 4) tile size. In Fig. 3 (c and g) we provide 
the relative performance ranking of each of these selected design 
points by plotting 𝑇(𝑖) against the utilized DSP units. It can be 
observed that, in general, the design points that correspond to 
feature map reuse (ρ = 0) require higher memory resources, as they 
have more points below the memory cut-off line. However, in terms 
of performance the best design point provided by feature map reuse 
provides a timing of (12.468 Mil. cycles) as compared to that 
(12.361 Mil. cycles) of filter reuse. From fig(c) it can be attributed 
to the lower communication overhead in feature map reuse mode in 
general, since an IFM tile is required to be brought to the on-chip 
memory only once. We can infer that for Tiny-Yolo network and 
Artix7 FPGA we can achieve best performance using any type of 
data reuse strategy with columns of systolic array to be sixteen 
whereas rows of systolic array to be six. 
IV. CONCLUSION AND FUTURE WORK 
In this paper we proposed SYStimator, a design space 
exploration methodology that utilizes analytical models for resource 
estimation and performance analysis. The methodology relates to a 
wider class of systolic array based accelerators that take benefit of 
feature map or filter based design reuse. Our case study on 
evaluation of convolutional layers of Tiny YOLO demonstrate that 
the Systimator provides layer-wise in-depth analysis of the required 
resources and provides an insightful design space exploration. We 
intend to further evaluate our results with the synthesized results in 
the future. Furthermore, we shall be improving upon our 
performance evaluation methodology to incorporate parallel data 
transfer for IFM and weights.  
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